xhouse/CheryFianlAssemblyLineNew
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

#250926 术鹏修改为将耗时操作修改为后台线程

Browse Source
This commit is contained in:
HM-CN\zhengxuan.zhang
2025-10-16 11:48:30 +08:00
parent 4f952f932e
commit 974b68b8d6
37 changed files with 4130 additions and 3741 deletions
Download Patch File Download Diff File Expand all files Collapse all files
PLCModule/PLCModule/bin/Debug/PLCModule.dll
BIN
View File
Binary file not shown.
PLCModule/PLCModule/bin/Debug/PLCModule.pdb
BIN
View File
Binary file not shown.
PLCModule/PLCModule/obj/x86/Debug/4.PLCModule.csproj.CoreCompileInputs.cache
+1 -1
View File
@@ -1 +1 @@
63991492e601c4145f3f34cf4ebca770038ae1a59793dc4a6713b882acac15c2
201621fb1d1b6a13dd02957bdd55788b78a518f1920c9fcaaa4e5d45a95d76b2
PLCModule/PLCModule/obj/x86/Debug/4.PLCModule.csproj.FileListAbsolute.txt
+19
View File
@@ -55,3 +55,22 @@ D:\HexagonProjects\2024-20-奇瑞间隙面差\奇瑞间隙面差总装代码资
D:\HexagonProjects\2024-20-奇瑞间隙面差\奇瑞间隙面差总装代码资料\Code\PLCModule\PLCModule\obj\x86\Debug\4.PLCMod.738FDF59.Up2Date
D:\HexagonProjects\2024-20-奇瑞间隙面差\奇瑞间隙面差总装代码资料\Code\PLCModule\PLCModule\obj\x86\Debug\PLCModule.dll
D:\HexagonProjects\2024-20-奇瑞间隙面差\奇瑞间隙面差总装代码资料\Code\PLCModule\PLCModule\obj\x86\Debug\PLCModule.pdb
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\bin\Debug\PLCModule.dll.config
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\bin\Debug\PLCModule.dll
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\bin\Debug\PLCModule.pdb
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\bin\Debug\Telerik.WinControls.dll
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\bin\Debug\Telerik.WinControls.UI.dll
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\bin\Debug\TelerikCommon.dll
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\bin\Debug\Telerik.WinControls.xml
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\bin\Debug\Telerik.WinControls.UI.xml
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\obj\x86\Debug\4.PLCModule.csproj.AssemblyReference.cache
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\obj\x86\Debug\PLCModule.FormModbus.resources
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\obj\x86\Debug\PLCModule.FormDebugSiemensS7.resources
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\obj\x86\Debug\PLCModule.PlcAddrSetup.resources
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\obj\x86\Debug\PLCModule.Properties.Resources.resources
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\obj\x86\Debug\4.PLCModule.csproj.GenerateResource.cache
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\obj\x86\Debug\PLCModule.dll.licenses
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\obj\x86\Debug\4.PLCModule.csproj.CoreCompileInputs.cache
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\obj\x86\Debug\4.PLCMod.738FDF59.Up2Date
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\obj\x86\Debug\PLCModule.dll
E:\1AHexagonProjects\2024\CheryFinalAssemblyLine\奇瑞间隙面差总装代码资料-正轩\Code\PLCModule\PLCModule\obj\x86\Debug\PLCModule.pdb
PLCModule/PLCModule/obj/x86/Debug/DesignTimeResolveAssemblyReferences.cache
BIN
View File
Binary file not shown.
PLCModule/PLCModule/obj/x86/Debug/DesignTimeResolveAssemblyReferencesInput.cache
BIN
View File
Binary file not shown.